# AEROSPACE DATA EXCHANGE PROGRAM TRANSMITTAL



# **PROBLEM ADVISORY**

1. TITLE			2. DOCUMENT NU	2. DOCUMENT NUMBER				
MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 1MEG X 32-BIT, (32M), RADIATION-HARDENED DUAL VOLTAGE SRAM with embedded EDAC, MULTICHIP MODULE			Р	SPO-2012-PA-0002				
				3. DATE (Year, Month, Date)				
			2012, OCTOE					
4. MANUFACTURER NAME AND ADDRESS CAES			Mike Leslie	ER POINT OF CONTACT	NAME			
	NNIAL BOULEVARD	0.00007.0400	6. MANUFACTUR	ER POINT OF CONTACT	T TELEPHONE			
COLORADO	SPRINGS, COLORAD	O 80907-3486	(719) 594-814	18				
			7. MANUFACTUR	ER POINT OF CONTACT	ΓEMAIL			
			Mike.Leslie@	cobhamaes.com				
8. CAGE CODE	9. LDC START	10. LDC END		NTIFICATION CODE	12. BASE PART			
65342	ALL	ALL	QS16, QS17		UT8ER1M32M/S			
13. BLANK			14. SMD NUMBER 5962-10202	1	15. DEVICE TYPE DESIGNATOR 01 - 04			
			15. RHA LEVELS		16. QML LEVEL			
			R		Q, Q+, V			
			17. NON QML LEV	ÆL	18. BLANK			
			HiRel, Proto					
20. PROBLEM DE	SCRIPTION / DISCUSSION /	EFFECT	,					
characteriz	ation data.	micorrect test in	ethod resulted in	maccurate iiiti	ai			
ZII. AOTION TAIN	LIVI LAINED							
CAES' test methodology has been corrected. Device Characterization has been performed to verify compliance with the increased 400ns minimum specification. Additionally, parameters $t_{\text{CHAV}}$ and $t_{\text{CLAX}}$ specifications of 0ns minimum were added to clarify the EDAC control register sequence.								
CAES is working in coordination with DLA Land and Maritime to effect the changes referenced in this ADEPT to the SMD, which is currently at revision level B.								
The proposed list of SMD changes related to parameters $t_{\text{CHAV}},\ t_{\text{CLAX}},$ and $t_{\text{AVCL}}$ are appended to this GIDEP.								
Fielded uni	ts are guaranteed	by design to me	eet these paramete	ers, no field retu	urns are planned.			
22. DISPOSITION	ARY RECOMMENDATION:	USE AS IS	CONTACT  MANUFACTURER	REMOVE &  REPLACE	CHECK & ⊠ USE AS IS			
23. ADEPT REPR	ESENTATIVE	24. SIGNATURE			25. DATE			
Timothy I	Meade		2012, October, 04					

# TABLE IA. Electrical performance characteristics (sheet 8)

# Previous:

Test	Symbol	Test condition	Group A	Device	Limits		Units
			subgroups	Type	min	max	
Address valid to control low	tavcl		9,10,11	All	200		ns

# **Corrected:**

Test	Symbol	Test condition	Group A	Device	Limits		Units
			subgroups	Type	min	max	
Address valid to control low	tavcl		9,10,11	All	400		ns


# Added parameter to TABLE IA. Electrical performance characteristics (sheet 8)

Test	Symbol	Test condition	Group A	Device	Limits		Units
			subgroups	Type	min	max	
MBE high to address valid	t <sub>CHAV</sub>		9,10,11	All	0		ns
MBE low to address invalid	t <sub>CLAX</sub>		9,10,11	All	0		ns

ADEPT FORM F#### REV - RELEASE DATE: 11/11/11

## FIGURE 5. Timing waveforms - Continued (sheet 23)

### **Previous:**




#### Notes:

- 1. MBE is driven high by the user.
- 2. Lower 9 bits of the last address are used to read or configure the control register (see vendor data sheet)
- 3. SCRUB ≥ Voн before the start of the configuration cycle. Ignore SCRUB during configuration cycle.

EDAC Control register cycle (Odd die numbers)

### **Corrected:**




### Notes:

- 1. MBE is driven high by the user.
- 2. Lower 10 bits of the last address are used to read or configure the control register (see vendor data sheet)
- 3. SCRUB ≥ Vo<sub>H</sub> before the start of the configuration cycle. Ignore SCRUB during configuration cycle.
- 4. Device must see a transition to address 70000h coincident with or subsequent to MBE assertion.

EDAC Control register cycle (Odd die numbers)

### FIGURE 5. Timing waveforms - Continued (sheet 24)

# **Previous:**




#### Notes:

- 1. MBE is driven high by the user.
- 2. Lower 9 bits of the last address are used to read or configure the control register (see vendor data sheet)
- 3. SCRUB ≥ Vo<sub>H</sub> before the start of the configuration cycle. Ignore SCRUB during configuration cycle.

EDAC Control register cycle (Even die numbers)

# **Corrected:**



#### Notes:

- 1. MBE is driven high by the user.
- 2. Bits A2 and A1 of the last address are used to read or configure the control register (see vendor data sheet)
- 3. SCRUB ≥ Vo<sub>H</sub> before the start of the configuration cycle. Ignore SCRUB during configuration cycle.
- 4. Device must see a transition to address 20820h coincident with or subsequent to MBE assertion.

EDAC Control register cycle (Even die numbers)